

Nonvolatile Timekeeping RAM

FEATURES

- Integrated NV SRAM, real time clock, crystal, power fail control circuit and lithium energy source
- Standard JEDEC bytewide 2K x 8 Static RAM pinout
- Clock registers are accessed identically to the static RAM.
 These registers are resident in the eight top RAM locations
- Totally nonvolatile with over 10 year of operation in the absence of power
- Access times of 70 ns and 100ns
- Quartz accuracy ±1 minute a month @ 25 , factory calibrated
- BCD coded year, month, date, day, hours, minutes, and seconds with leap year compensation valid up 2100
- Power-fail write protection allows for ±10% Vcc power supply tolerance
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time

PIN ASSIGNMENT

| | | | L |
|-------|----|----|-------------------|
| A7 🗌 | 1 | 24 | □ V _{cc} |
| A6 [| 2 | 23 | A8 |
| A5 [| 3 | 22 | A9 |
| A4 🗌 | 4 | 21 | □ WE |
| A3 [| 5 | 20 | OE OE |
| A2 [| 6 | 19 | A10 |
| Al [| 7 | 18 | CE |
| A0 [| 8 | 17 | DQ7 |
| DQ0 | 9 | 16 | DQ6 |
| DQ1 | 10 | 15 | DQ5 |
| DQ2 | 11 | 14 | DQ4 |
| GND [| 12 | 13 | DQ3 |
| | | | |

PIN DESCRIPTION

A0-A10

CE

-Chip Enable

CE

-Output Enable

WE

-Write Enable

Vcc

-+5 Volts

GND

-Ground

DQ0-DQ7 -Data Input/Output

ORDERING INFORMATION

DS1642-70 70 ns access
DS1642-100 100ns access

DESCRIPTION


The DS1642 is a 2K x 8 nonvolatile static RAM and a full-function real time clock which are both accessible in a bytewide format. The nonvolatile time keeping RAM is pin- and function-equivalent to any JEDEC standard 2K x 8 SRAM. The device can also be easily substituted in ROM. EPROM and EEPROM sockets, providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double-buffered to avoid access of incorrect data that can occur during clock updata cycles. The double-buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1642 also contains its own power-fail circuitry which deselects the device when the Vcc supply is in an out-of-tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low Vcc as errant access and update cycles are avoided.

Nonvolatile Timekeeping RAM

CLOCK OPERATIONS-READING THE CLOCK

While the double-buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1642 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a 1 is written into the read bit, the 7th most significant bit in the control register. As long as a 1 remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double-buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1642 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to 0.

DS1642 BLOCK DAIGRAM Figure 1



DS1642 TRUTH TABLE Table 1

| Vcc | CE | ŌĒ | WE | MODE | DQ | POWER |
|-----------------------------|-----------------|-----------------|-----------------|----------|----------|------------------------|
| | V _{IH} | Х | Х | DESELECT | HIGH Z | STANDBY |
| 5 VOLTS ±10% | V _{IL} | Х | V _{IL} | WRITE | DATA IN | ACTIVE |
| 3 VOL13 ±10 /6 | V _{IL} | V _{IL} | V _{IH} | READ | DATA OUT | ACTIVE |
| | V _{IL} | V _{IH} | V _{IH} | READ | HIGH Z | ACTIVE |
| <4.5 VOLTS>V _{BAT} | Х | Х | Х | DESELECT | HIGH Z | CMOS STANDBY |
| <v<sub>BAT</v<sub> | Х | Х | Х | DESELECT | HIGH Z | DATA RETENTION MODE |

SETTING THE CLOCK

The 8th bit of the control register is the write bit. Setting the write bit to a 1, like the read bit, halts updates to the DS1642 registers. The user can then with the correct day, date and time data in 24-hour BCD format. Resetting the write bit to a 0 then transfers those values to the actual clock counters and allows normal operation to resume.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The OSC bit is the MSB for the seconds registers. Setting it to a 1 stops the oscillator.

FREQUENCY TEST BIT

Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic 1 and the oscillators is running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e., \overline{CE} low and \overline{OE} low) and address for seconds register remain valid and stable.



CLOCK ACCURACY

The DS1642 is guaranteed to keep time accuracy to within ±1 minute per month at 25 . The clock is calibrated at the factory by Dallas Semiconductor using special calibration nonvolatile tuning elements. The DS1642 does not require additional calibration and temperature daviations will have a negligible effect in most applications. For this reason, methods of field clock calibration are not available and not necessary.

DS1642 REGISTER MAP - BANK1 Table 2

| ADDRESS | | DATA | | | | | | | FUNCTION | |
|---------|-----|------|----|----|----|----|----|----|----------|-------|
| ADDRESS | B7 | В6 | B5 | B4 | В3 | B2 | B1 | В0 | FUNCTIO |)N |
| 7FF | - | - | - | - | - | - | - | - | YEAR | 00-99 |
| 7FE | Χ | Χ | Χ | - | - | - | - | - | MONTH | 01-12 |
| 7FD | X | Χ | - | - | - | - | - | - | DATE | 0131 |
| 7FC | Χ | FT | Χ | Χ | Χ | - | - | - | DAY | 00-23 |
| 7FB | Χ | Χ | - | - | - | - | - | - | HOUR | 00-59 |
| 7FA | X | - | - | - | - | - | - | - | MINUTES | 00-59 |
| 7F9 | OSC | - | - | - | - | - | - | - | SECONDS | 00-59 |
| 7F8 | W | R | Х | Х | Х | Х | Х | Х | CONTROL | Α |

OSC =STOP BIT W=WRITE BIT

R=READ BIT X=UNUSED FT=FREQUENCY TEST

NOTE:

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

RETRIEVING DATA FROM RAM OR CLOCK

The DS1642 is in the read mode whenever $\overline{\mathtt{WE}}$ (write enable) is high, and $\overline{\mathtt{CE}}$ (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in NV SRAM. Valid data will be available at DQ pins within t_{AA} after the last address input is stable, providing that the $\overline{\mathtt{CE}}$ and $\overline{\mathtt{OE}}$ access times and states are satisfied. If $\overline{\mathtt{CE}}$ or $\overline{\mathtt{OE}}$ access times are not met, valid data will be available at the latter of chip enable access (t_{CEA}) or at output enable access time (t_{OEA}). The state of the data input/output pins (DQ) is controlled by $\overline{\mathtt{CE}}$ and $\overline{\mathtt{OE}}$. If the outputs are activated before t_{AA} , the data lines are driven to an intermediate state until t_{AA} . If the address inputs are changed while $\overline{\mathtt{CE}}$ and $\overline{\mathtt{OE}}$ remain valid, output data will remain valid for output data hold time (t_{OH}) but will then go indeterminate until the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1642 is in the write mode whenever $\overline{\mathbb{WE}}$ and \overline{CE} are in their active state. The start of a write is referenced to the latter occurring transition of $\overline{\mathbb{WE}}$ or \overline{CE} . The address must be held valid throughout the cycle. \overline{CE} or $\overline{\mathbb{WE}}$ must return inactive for a minimum of t_{WR} prior to the initiation of another read or write cycle. Data in must be valid t_{DS} prior to the end of write and remain valid for t_{DH} afterward. In a typical application, the \overline{OE} signal will be high during a write cycle. However, \overline{OE} can be active provided that care is taken with the data bus to avoid bus contention. If \overline{OE} is low prior to $\overline{\mathbb{WE}}$ transitioning low the data bus can become active with read data defined by the address inputs. A low transition on $\overline{\mathbb{WE}}$ will then disable the outputs t_{WEZ} after $\overline{\mathbb{WE}}$ goes active.

DATA RETENTION MODE

When Vcc is within nominal limits (Vcc > 4.5 volts) the DS1642 can be accessed as described above by read or write cycles. However, when Vcc is below the power-fail point V_{PF} (point at which write protection occurs) the internal clock registers and RAM is blocked from access. This is accomplished internally by inhibiting access via the \overline{CE} signal. When Vcc falls below the level of the internal battery supply, power input is switched from the Vcc pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until Vcc is returned to nominal level.



BATTERY LONGEVITY

The DS1642 has a lithium power source that is designed to provide energy for clock activity, and clock and RAM data retention when the Vcc supply is not present. The capability of this internal power supply is sufficient to power the DS1642 continuously for the life of the equipment in which it is installed, For specification purposes, the life expectancy is 10 years at 25 with the internal clock oscillator running in the absence of Vcc power. Each DS1642 is shipped from ARTSCHIP Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When Vcc is first applied at a level greater than V_{PF}, the lithium energy source is enabled for battery backup operation. Actual life expectancy of the DS1642 will be much longer than 10 years since no lithium battery energy is consumed when Vcc is present.

ABSOLUTE MAXIMUM RATINGS *

Voltage on Any Pin Relative to Ground -0.3V to +7.0V
Operating Temperature 0 to 70
Storage Temperature -20 to +70

Soldering Temperature 260 for 10 seconds (See Note 6)

RECOMMENDED DC OPERATING CONDITIONS

(0 to 70)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|----------------------------|-----------------|------|-----|----------|-------|-------|
| Logic 1 Voltage All inputs | V _{IH} | 2.2 | | Vcc +0.3 | V | 1 |
| Logic 0 Voltage All Inputs | V _{IL} | -0.3 | | 0.8 | V | 1 |

DC ELECTRICAL CHARACTERISTICS

 $(0 \le t_A \le 70 \quad ; \, Vcc \; (MAX) \le Vcc \le Vcc \; (MIN))$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|---|------------------|------|------|------|-------|-------|
| Active Supply Current | Icc | | 15 | 50 | mA | 2,3 |
| TTL Standby Current (CE = VIH) | I _{CC1} | | 1 | 3 | mA | 2,3 |
| CMOS Standby Current (CE≤ Vcc -0.2V) | I _{CC2} | | 1 | 3 | mA | 2,3 |
| Input Leakage Current | I _{IL} | -1 | | +1 | μA | |
| (any input) | | | | | | |
| I/O Leakage Current | I _{OL} | -1 | | +1 | μA | |
| (any output) | | | | | | |
| Output Logic 1 Voltage | V _{OH} | 2.4 | | | | 1 |
| (I _{OUT} =-1.0 mA) | | | | | | |
| Output Logic 0 Voltage | V _{OL} | | | 0.4 | | 1 |
| (I _{OUT} =+2.1mA) | | | | | | |
| Write Protection Voltage | V_{PF} | 4.25 | 4.37 | 4.50 | V | 1 |

^{*}This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.



READ CYCLE, AC CHARACTERISTICS

PARAMETER

Read Cycle Time

CE to DQ Low-Z

CE Access Time

CE Data Off Time

CE to DQ Low-Z

CE Access Time
CE Data Off Time

Output Hold from Address

Address Access Time


| | ERISTICS | (0 TO | 70 ; Vcc=5.0V | ±10%) | | | |
|--------|------------------|------------|---------------|------------|-------|--------|-------|
| OVMDOL | | 70ns acces | s | 100ns acce | ss | LINUTO | NOTES |
| SYMBOL | MIN | MAX | MIN | MAX | UNITS | NOTES | |
| | t _{RC} | 70 | | 100 | | ns | |
| | t _{AA} | | 70 | | 100 | ns | |
| | t _{CEL} | 5 | | 5 | | ns | |
| | t _{CEA} | | 70 | | 100 | ns | |
| | t _{CEZ} | | 25 | | 35 | ns | |
| | t _{DEL} | 5 | | 5 | | ns | |
| | t _{OEA} | | 35 | | 55 | ns | |

5

READ CYCLE TIMING DIAGRAM

toez

 t_{OH}



5

WRITE CYCLE, AC CHARACTERISTICS


(0 to 70; Vcc =5.0V ±10%)

ns


| PARAMETER | SYMBOL | 70ns acc | 70ns access | | 100 ns access | | NOTES |
|---------------------|------------------|----------|-------------|-----|---------------|-------|-------|
| | STWIBOL | MIN | MAX | MIN | MAX | UNITS | NOTES |
| Write Cycle Time | t _{WC} | 70 | | 100 | | ns | |
| Address Setup Time | t _{AS} | 0 | | 0 | | ns | |
| ₩E Pulse Width | t _{WEW} | 50 | | 70 | | ns | |
| CE Pulse Width | t _{CEW} | 60 | | 75 | | ns | |
| Data Setup Time | t _{DS} | 30 | | 40 | | ns | |
| Data Hold Time | t _{DH} | 0 | | 0 | | ns | |
| Address Hold Time | t _{AH} | 5 | | 5 | | ns | |
| WE Data Off Time | t _{WEZ} | | 25 | | 35 | ns | |
| Write Recovery Time | t _{WR} | 5 | | 5 | | ns | |



WRITE CYCLE TIMING DIAGRAM, WRITE-ENABLE CONTROLLED



WRITE CYCLE TIMING DIAGRAM, \overline{CE} , CONTROLLED






POWER-UP/DOWN AC CHARACTERISTICS

(0 to 70)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|---|------------------|-----|-----|-----|-------|-------|
| CE or WE at VIH | t _{PD} | 0 | | | μs | |
| Before Power-down | | | | | | |
| Vcc Fall Time: V _{PF} (MAX) to | t _F | 300 | | | μs | |
| V _{PF} (Min) | | | | | | |
| Vcc Fall Time: V _{PF} (MIN) to V _{BAT} | t _{FB} | 10 | | | μs | |
| Vcc Rise Time: V _{PF} (MIN) to V _{PF} (MAX) | t _R | 0 | | | μs | |
| Power-up Recover Time | t _{REC} | | | 35 | ms | |
| Expected Data Retention time | t _{DR} | 10 | | | years | 4,5 |
| (Oscillator On) | | | | | | |

POWER-UP/DOWN WAVEFORM TIMING



CAPACITANCE (t_A=25)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|-------------------------------------|-----------------|-----|-----|-----|-------|-------|
| Capacitance on all pins (except DQ) | C _{IN} | | | 7 | pF | |
| Capacitance on DQ pins | CO | | | 10 | pF | |



AC TEST CONDITIONS

Output Load: Input Pulse Levels: 100pF +1TTL Gate 0.0 to 3.0 Volts

Timing Measurement Reference Levels:


Input: 1.5V Output: 1.5V


Input Pulse Rise and Fall Times: 5ns


NOTES:

- 1. Voltages are referenced to ground.
- 2. Typical values are at 25 and nominal supplies.
- 3. Outputs are open.
- 4. Data retention time is at 25
- 5. Each DS1642 has a built-in switch that disconnects the lithium source until Vcc is first applied by the user. The expected t_{DR} is defined as a cumulative time in the absence of Vcc staring from the time power is first applied by the user.
- 6. Real time clock Modules can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85. Post-solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used to prevent damage to the crystal.

DS1642 24-PIN PACKAGE







| PKG | 24-PIN | | | |
|-------|--------|-------|--|--|
| DIM. | MIN | MAX | | |
| A IN. | 1.270 | 0.290 | | |
| MM | 37.34 | 37.85 | | |
| B IN. | 0.675 | 0.700 | | |
| MM | 17.15 | 17.78 | | |
| C IN. | 0.315 | 0.335 | | |
| MM | 8.00 | 78.51 | | |
| D IN. | 0.075 | 0.105 | | |
| MM | 1.91 | 2.67 | | |
| E IN. | 0.015 | 0.030 | | |
| MM | 0.38 | 0.76 | | |
| F IN. | 0.140 | 0.180 | | |
| MM | 3.56 | 4.57 | | |
| G IN. | 0.090 | 0.110 | | |
| MM | 2.29 | 2.79 | | |
| H IN. | 0.590 | 0.630 | | |
| MM | 14.99 | 16.00 | | |
| J IN. | 0.010 | 0.018 | | |
| MM | 0.25 | 0.45 | | |
| K IN. | 0.015 | 0.025 | | |
| MM | 0.43 | 0.58 | | |